>>

SV Assertion Based Error Signaling Checks Application

This paper explains how a procedural assert of an error signaling check can be nested in the action block of a concurrent assertion used to verify the re-lated protocol, which is exemplified for a DFi™ error signaling interface.